GUC has successfully taped out UCIe PHY IP with 32Gbps per lane, the highest UCIe speed, for AI, HPC, xPU,…
The close collaboration addresses chip, package and system-level effects for designs on TSMC advanced technologies.
Industry leaders have formed a consortium that will establish a die-to-die interconnect standard and foster an open chiplet ecosystem.