Synopsys Design Flows Now Certified for TSMC’s N3E and N4P Processes

Article By : Synopsys Inc.

Synopsys' digital and custom design flows are now certified for TSMC's N3E and N4P process technologies.

Helping customers optimize performance, power and area (PPA) for next-generation system-on-chips (SoCs) used in demanding mobile and high-performance computing applications, Synopsys Inc. has announced that its digital and custom design flows are now certified for TSMC’s N3E and N4P process technologies. In addition, Synopsys’ Foundation IP and Interface IP are available now on the TSMC N3E and N4P processes to accelerate SoC development and minimize design risk.

Adopted by leading customers, the digital and custom design flows and IP are based on the latest versions of TSMC’s design rule manual (DRM) and process design kits (PDKs).

“TSMC and Synopsys have successfully collaborated for decades, with the shared goal of helping our mutual customers meet the aggressive PPA demands of increasingly complex SoCs,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “By enabling Synopsys’ design solutions on TSMC’s high-performing and power-efficient N3E and N4P processes, customers can produce innovative, advanced chips for a variety of demanding, compute-intensive applications.”

The integrated Synopsys Custom Design Family features new innovations in synthesis, place-and-route, physical verification and timing signoff, which enables the best possible PPA results and faster design closure. On the custom side, Synopsys Custom Compiler design and layout product, part of the Synopsys Custom Design Family and successfully validated by the Synopsys IP team, features enhancements that strengthen productivity for designers using TSMC’s N3E process. In addition, the Synopsys PrimeSim circuit simulation technology delivers required accuracy for advanced-node designs, providing signoff coverage for circuit simulation and reliability requirements.

“Our deep history of collaboration with TSMC through every process generation has enabled Synopsys to co-optimize our digital and custom design families and IP portfolio to provide compelling PPA advantages for our mutual customers,” said Sanjay Bali, vice president of marketing and strategy for the Silicon Realization Group at Synopsys. “We are seeing first-hand how companies are achieving successful designs and delivering the next level of innovation with Synopsys EDA flows and IP on TSMC’s advanced N3E and N4P processes.”


Subscribe to Newsletter

Leave a comment