Tessent Hierarchical ATPG Reference Flow for Arm Cortex-A75

Download Sponsored By : Mentor
Tessent Hierarchical ATPG Reference Flow for Arm Cortex-A75

Arm and Mentor have jointly developed a reference flow for a hierarchical DFT and ATPG implementation with Tessent® for any Arm subsystem based on Cortex A-series IP. The reference flow, described in this paper, provides documentation, seamless interfaces, and scripts that accelerate the implementation of a hierarchical test solution. Arm and Mentor are dedicated to enabling customer success, regardless of their level of experience implementing hierarchical ATPG on Arm cores.

The admin of this site has disabled the download button for this page.