Robust latch-up protection with schematic netlist circuit verification

Download Sponsored By : Mentor
Robust latch-up protection with schematic netlist circuit verification

Latch-up has long been the cause of grief and frustration for circuit designers. While mitigation solutions exist, they are typically applied after layout, when changes are difficult and time-consuming. Performing topological analysis on the schematic netlist quickly identifies latch-up sensitive scenarios. Designers can then take proactive action during layout to avoid or minimize the creation of susceptible configurations. Finding and preventing latch-up conditions earlier in the design flow not only helps prevent costly design changes late in the schedule, but also contributes to higher product reliability.

The admin of this site has disabled the download button for this page.