How to use data patterns to identify SI degradation

Download Sponsored By : Mentor
How to use data patterns to identify SI degradation

This “Best of DesignCon” paper proposes an alternate method where power integrity effects on signal integrity in FPGA DDR4 memory interfaces are analyzed in pre-layout, post-layout, and system validation data patterns created based on the resonance peaks of the PDN.

The admin of this site has disabled the download button for this page.