Cadence and Samsung Foundry Expand Collaboration to Advance 3D-IC Design

Article By : Cadence Design Systems Inc.

Through the continued collaboration, the reference flow featuring the Cadence Integrity 3D-IC platform has been enabled to advance Samsung Foundry's 3D-IC methodology.

Cadence Design Systems Inc. has expanded its collaboration with Samsung Foundry to accelerate 3D-IC design. Cadence is a collaborative partner in the Samsung Advanced Foundry Ecosystem (SAFE). Through the continued collaboration, the reference flow featuring the Cadence Integrity 3D-IC platform has been enabled to advance Samsung Foundry’s 3D-IC methodology.

Using the Cadence platform, customers creating complex, next-generation hyperscale computing, mobile, automotive and AI applications can greatly optimize power, performance and area (PPA) for each die.

The PPA of a design can be impacted when chips are stacked in a 3D-IC configuration versus a 2D configuration due to the presence of large 3D structures like TSVs, which connect the stacked chips. In addition to blocking standard cell placement area, these structures block routing resources as well. The Cadence Integrity 3D-IC platform alleviates these traditional challenges, letting users create multiple TSV insertion scenarios and devise an optimal 3D structure placement on a die with reduced wirelength penalties while boosting PPA and productivity. The platform also lets users perform 3D-IC design planning, implementation and signoff from a single cockpit, making the design process faster and easier.

“Customers creating stacked die designs at advanced nodes are always looking to make use of the benefits of our technologies without compromising PPA,” said SangYun Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “The enablement that resulted from our collaboration with Cadence leverages advanced 3D-IC capabilities that provide our mutual customers with innovative techniques to build 3D designs without giving up PPA due to the additional structures introduced with multi-die stacking. After working with Cadence successfully on the 3D-IC system planning reference flow, we are confident our customers can achieve their own unique design goals for multi-die stacked designs.”

“Through our latest collaboration with Samsung Foundry, we’re enabling customers to circumvent the typical challenges that arise with 3D-IC design while optimizing PPA in parallel,” said Vivek Mishra, corporate vice president of the Digital and Signoff Group at Cadence. “The Integrity 3D-IC platform brings together leadingsilicon and package implementation with system analysiscapabilities, helping designers improve overall productivity. By leveraging Samsung Foundry’s advanced 3D-IC capabilities and the Integrity 3D-IC platform, our customers have access to an optimal solution for high-quality, multi-die implementation.”

 

Subscribe to Newsletter

Leave a comment