Home | Login | Register Now   [Nov 21,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Improve yield with layout-aware DFT
Author: Bikram Garg, Abhishek Gupta

This article discusses the approach to figure out those areas from the layout that has higher probability of physical malfunctioning. The design for test (DFT) tools can then generate top-up test patterns for these areas.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top