Home | Login | Register Now   [Nov 08,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

110nm CMOS squeezes extra die per wafer
Author: Dylan McGrath

Silterra Malaysia Sdn. Bhd. has debuted a foundry-compatible copper-based 110nm CMOS logic process technology. Codenamed CL110G, the technology offers a 10 percent optical shrink for the copper-based 130nm and enables customers to squeeze extra die per wafer.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top