Home | Login | Register Now   [Feb 10,2010]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Nanorods simplify 3D chip stacking
Author: R. Colin Johnson

Interconnecting bare die to form 3D chip stacks is best done through low-temperature wafer bonding before dicing, according to Rensselaer Polytechnic Institute researchers, who described how to perform the process with nanoscale copper rods.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top