Home | Login | Register Now [Nov 22,2009]

For Registered Users

Reap the rewards of package-aware design
Author: Jayshree Desai

Chip designers must consider package routability, power delivery and I/O behavior during the initial I/O planning process. To do so, they should combine package-aware I/O planning with automated floor-plan synthesis, which can be very cost-effective for the chip floor plan and the package layout.

Please login or register with us to view this article>>

Not yet registered?

Quick Register now and be part of the EE Times Asia community!

Email address:
Password:
Confirm password:
Company name:
Job function:
Products/Services:
Country/Area:

Click hereto fill out other information details. You can also subscribe to eeNews and apply to receive a copy of the magazine.

Registered already? Login to view complete content.

Email address:
Password:
	Password is case-sensitive.
	Remember password Forgot your password?

	If you have already registered on the following websites, please log in using your email address and password
EE Times-Asia sites: EE Times-India EE Times-Taiwan EE Times-Korea EE Times-China Analog/Mix signal Power Systems Embedded Design India Power Design India Home Entertainment Handheld Device Industrial Controls Auto Electronics

If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam
What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

Top tech resources

1.Web server design using soft processor(1,287views)

2. Address challenges in DVB-H (1,254views)

3. Using GMR sensors with scan interface (974views)

4. Simple glass breakage detector (970views)

5. Serial flash boot loader (883views)

India Newsletter

1.Broadening the Indian market

2.Unshackling broadband in India

3.IEEE 1394 networks car infotainment

4.Network your home entertainment with HomePNA

Go to top

eMedia Asia	EE Times - India\|Embedded Design India\|Power Design - India\|\|\|
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN

Copyright © 2009 eMedia Asia Ltd. All rights reserved. Reproduction in whole or in part in any form or medium without the express written permission of eMedia Asia Ltd.
is prohibited. Warning: The images on this site are protected by digital watermark technology. Your use of this website is subject to, and constitutes acknowledgement
and acceptance of our Terms of Use.