Home | Login | Register Now   [Nov 22,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Tips on implementing negative buck topology
Author: Hector Arroyo

This article analyzes the architecture and detailed operation of the negative buck topology. It will also discuss actual circuit implementations for the topology, from a system perspective down to the building of the needed circuit blocks, and include examples on how to build a voltage translator circuit, a key block in implementing a negative buck regulator using readily available boost ICs.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top