Home | Login | Register Now   [Nov 21,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Analyze simultaneous switching noise in PCBs
Author: Geing Liu, Hong Shi, Alan Chang, San Wong

This article from Altera offers a systematic SSN overview with the focus on SSN caused by FPGA output buffers. A description of the causes of system-level SSO is presented and a hierarchical system-level SSO modeling methodology is proposed. A procedure for correlating the SSO models to frequency- and time-domain measurements is provided and several PCB design methodologies for minimizing SSO in PCBs are offered.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top