Home | Login | Register Now   [Feb 10,2010]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Algorithm doubles memory at minimum latency
Author: R. Colin Johnson

Dubbed Crames, for Compressed RAM for Embedded Systems, the memory doubler algorithm developed by researchers from Northwestern University and NEC Laboratories partitions existing RAM into a solid-state disk that has two-time compression with minimal latency.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top