Home | Login | Register Now   [Nov 22,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

USB PHY trims power in 65nm, 45nm SoC designs
Author: Ismini Scouras

Chipidea introduces a USB PHY core for 1.8V I/O devices that it says offers the industry's lowest power consumption for SoC designs in the 65nm and 45nm advanced technology nodes.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top