Home | Login | Register Now   [Nov 08,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Plan your verification process with SystemVerilog
Author: Thomas L. Anderson

The best way for the verification team to match the automatic tests with their corresponding design features is via functional coverage metrics.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top