Home | Login | Register Now   [Nov 07,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Design RFICs with greater speed, accuracy
Author: Kurt Johnson

In RFIC design, a "meet-in-the-middle" approach balances top-down fast design processes with bottom-up silicon accuracy to produce a predictable schedule, leading to first-pass silicon success.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top