Home | Login | Register Now   [Mar 22,2010]
Global Sources
EE Times-Asia
For Registered Users EE Times-Asia Home / For Registered Users

FPGA development tool upgraded with new simulation capability
Author: Ismini Scouras

Version 5.1 of the DSP Builder development tool from Altera is designed to enable FPGA designers to simulate an imported HDL design within The MathWorks Simulink environment.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
 
Go to top