Home | Login | Register Now   [Nov 22,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Cadence releases design constraint checker
Author: Mike Santarini

Cadence released a new formal analysis tool that generates, analyzes and validates the quality of design constraints designers use to run synthesis, timing analysis and place-and-route tools.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top