Home | Login | Register Now   [Nov 22,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Consultant creates low-end mixed-signal simulator
Author: Richard Goering

uSysIntegral is going into beta testing with XSpiceHDL, which links the XSpice circuit simulator from the Georgia Technical Research Institute to commercial Verilog simulators.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top