Home | Login | Register Now   [Jul 06,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

'Openness' fulfills SystemVerilog promise


Notes Stan Krolikoski of Cadence Design Systems: Open Verification Methodology is a truly open SystemVerilog class library and methodology package that can be used free of any restraints imposed by either Cadence or Mentor.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top