Home | Login | Register Now   [Jul 06,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Design an M-LVDS clock distribution network
Author: Davor Glisic

Short, narrow stubs coupled with signal drivers that have controlled output edge-rates are the key to increased noise margin and improved overall performance of any multipoint network. By keeping this in mind and following PCB design recommendations, reliable clock distribution networks can be designed with ease.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top