Home | Login | Register Now   [Jul 06,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Achieving successful timing closure designs
Author: Ted Williams

This article details the design approach Morphics Technology utilizes to build a 5 million- to 15 million-gate chips for wireless signal processing that meets schedule, functionality and timing goals on first silicon.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top