Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Accellera updates Verilog-AMS with verification, modelling

Posted: 05 Jun 2014     Print Version  Bookmark and Share

Keywords:Verilog-AMS 2.4  reference manual  verification  design  modelling 

[Summary of tips] Accellera Systems Initiative has released a revised version of the Verilog-AMS language reference manual, which includes verification and design modelling extensions for its Verilog-AMS standard.The Verilog-AMS 2.4 includes extensions to benefit verification, behavioural modelling and compact modelling. There are also several c......
Please login or register with us to view this article>>
 


Article Comments - Accellera updates Verilog-AMS with v...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top