Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP
 
 
EDA/IP

Enable accelerated SoC physical design at RTL

Posted: 23 May 2014  Print Version  Bookmark and Share

Keywords:System on Chip  physical implementation  SoC  DFT  SDC 

[Summary of tips] It is essential to use innovative implementation approaches to optimise silicon area as well as ensure a short and predictable timeline. This is due to the increasing complexity of modern system on chip (SoC), the design effort associated with the increasing pressure on silicon cost, and the pressure associated with shortened s......
Please login or register with us to view this article>>
1 • 2 • 3 Next Page Last Page
 


Article Comments - Enable accelerated SoC physical desi...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
 
 
Back to Top