Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

3D chip-making technique utilises metallisation layers

Posted: 08 May 2014     Print Version  Bookmark and Share

Keywords:3D chip  metallisation  active material 

[Summary of tips] 3D chips bring to mind current fabrication techniques including stacking dies connected by through-silicon vias (TSVs), and another one that leaves out TSVs such as the vertical transistor arrays that BeSang Inc. recently licensed to South Korea's SK Hynix. Yet another technique that uses low-temperature materials claims to be ......
Please login or register with us to view this article>>
1 • 2 Next Page Last Page
 


Article Comments - 3D chip-making technique utilises me...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top