Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Hardened floating point DSP gives FPGAs a boost

Posted: 24 Apr 2014     Print Version  Bookmark and Share

Keywords:IEEE 754  Altera  floating point  DSP block 

[Summary of tips] Altera Corporation has revealed that it is integrating hardened IEEE 754-compliant, floating point operators into its FPGAs and SoCs. This work represents an achievement of a company at the top of its game, especially since the design flow involved in the implementation was in itself laborious and time-consuming.The hardened si......
Please login or register with us to view this article>>

Article Comments - Hardened floating point DSP gives FP...
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top