Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

FPGA breaks high-density, power-hungry barrier

Posted: 15 Apr 2014     Print Version  Bookmark and Share

Keywords:FPGA  ASIC  Lattice 

[Summary of tips] Lattice Semiconductor has launched its ECP5 FPGAs targeted at providing low cost connectivity to ASICs and ASSPs with improved routing architecture, dual channel SERDES, and enhanced DSP blocks for up to 4x improved multiplier utilisation.These days, the majority of FPGA vendors aim at replacing ASICs and ASSPs in systems. Latt......
Please login or register with us to view this article>>
 


Article Comments - FPGA breaks high-density, power-hung...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top