Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Chip design tool delivers tenfold performance boost

Posted: 25 Mar 2014     Print Version  Bookmark and Share

Keywords:place-and-route  IC  Synopsys 

[Summary of tips] Synopsys recently upgraded its place-and-route chip design software, and its beta customers are already raving about the IC Compiler II's performance boost reaching up to 10 times by utilising just one-fifth of the memory of its predecessor.The update leverages new algorithms and the multi-threading capabilities of modern proce......
Please login or register with us to view this article>>
 


Article Comments - Chip design tool delivers tenfold pe...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top