Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP
 
 
EDA/IP

Exploring circuit design in FinFET technology

Posted: 07 Mar 2014  Print Version  Bookmark and Share

Keywords:FinFET  22 nm  EDA tools  MOSFETs  interconnect modelling 

[Summary of tips] The major foundries have announced FinFET technologies for their most advanced processes. Intel introduced this transistor at the 22 nm node, TSMC for their 16 nm process, and Samsung and Globalfoundries are introducing it for their 14 nm processes. As with any new process technology, the most important question to an IC design......
Please login or register with us to view this article>>
1 • 2 Next Page Last Page
 


Article Comments - Exploring circuit design in FinFET t...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
 
Back to Top