Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Performing math operations in FPGAs (Part 4)

Posted: 10 Feb 2014     Print Version  Bookmark and Share

Keywords:FPGA  BCD  floating-point  fixed-point  verification 

[Summary of tips] In my previous article, I rambled on about floating-point representations. This instalment will be the last of these rantings about things you probably already know (at least, related to the representation of real numbers). In my silly little project, I looked into BCD, floating-point, and fixed-point. What I eventually settled......
Please login or register with us to view this article>>
1 • 2 Next Page Last Page
 


Article Comments - Performing math operations in FPGAs ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top