Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP
 
 
EDA/IP

Advantages of hierarchical flow for SoC design

Posted: 21 Jan 2014  Print Version  Bookmark and Share Subscribe 

Keywords:system-on-chip  SoC  IP  RTL  hierarchical analysis 

[Summary of tips] Spectacular is that one word we can use to describe the rise in design complexity for system-on-chip (SoC) devices. Not long ago, 45nm SoCs with up to 80M gates were a huge design challenge. Now, 22nm and 14nm is around the corner, with design capacities of 500M gates or more. A leading graphics chip boasts 1.4B gates. Along wi......
Please login or register with us to view this article>>
1 • 2 Next Page Last Page
 


Article Comments - Advantages of hierarchical flow for ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
 
Back to Top