Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > T&M

Cadence unveils Incisive 13.2 for SoC verification

Posted: 15 Jan 2014     Print Version  Bookmark and Share

Keywords:verification platform  IP  SoC 

[Summary of tips] Cadence Design Systems has launched the Incisive 13.2 functional verification platform for intellectual property (IP) block-to-chip and system-on-chip (SoC) verification. The platform features two new engines and additional automation features for faster SoC verification.For IP block-to-chip verification, enhancements include a......
Please login or register with us to view this article>>

Article Comments - Cadence unveils Incisive 13.2 for So...
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top