Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP

SoC design success hinges on IP passing JEDEC tests

Posted: 18 Dec 2013  Print Version  Bookmark and Share Subscribe 

Keywords:IP  SoC  reliability testing 

[Summary of tips] In this opinion piece, Jonah McLeod of Kilopass Technology asserts that third party IP should pass reliability tests conducted by trade group JEDEC to guarantee longevity in any SoC design.Reliability testing is an integral part of semiconductor manufacturing, but it is especially critical for suppliers of intellectual property......
Please login or register with us to view this article>>
1 • 2 Next Page Last Page

Article Comments - SoC design success hinges on IP pass...
*  You can enter [0] more charecters.
*Verify code:
Christmas Wishlist
Back to Top