Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > EDA/IP
 
 
EDA/IP  

3D stacking is the future of chip design, says Xilinx

Posted: 28 Mar 2013  Print Version  Bookmark and Share

Keywords:3D  SoCs  design 

[Summary of tips] Since the beginning of semiconductor development, chip designers have stuck with Moore's Law, integrating more and more functionality onto their chips. Veteran chip architect Liam Madden, vice president of FPGA development at Xilinx, said during his keynote speech at the annual International Symposium on Physical Systems, that ......
Please login or register with us to view this article>>
 


Article Comments - 3D stacking is the future of chip de...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top