Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Processors/DSPs

Analyse RTL clock gating to cut processor power

Posted: 25 Mar 2013     Print Version  Bookmark and Share

Keywords:power consumption  RTL clock-gating  synthesis 

[Summary of tips] Reducing the power consumption of consumer products and networking centres is a crucial design consideration, and this effort begins with many of the chips that go into these devices. Semiconductor design innovators want to improve on previous generation designs in terms of faster performance in a given power envelope, higher f......
Please login or register with us to view this article>>
1 • 2 • 3 Next Page Last Page

Article Comments - Analyse RTL clock gating to cut proc...
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top