Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Lithography friendly design for improving yield

Posted: 19 Mar 2013  Print Version  Bookmark and Share Subscribe 

Keywords:Lithography Friendly Design  Resolution Enhancement Techniques  Optical Proximity Correction 

[Summary of tips] In the age of nanoscale, yield of a design is governed by the manufacturing process that involves pattern dependent effects due to lithography, and various manufacturing issues in addition to the traditional particle contamination. Inability of the complex conditional and recommended Design Rule Checks (DRC) to model the sensit......
Please login or register with us to view this article>>
1 • 2 • 3 Next Page Last Page
 

Article Comments - Lithography friendly design for impr...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist