Global Sources
EE Times-Asia
EE Times-Asia > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

Globalfoundries bolsters 55nm CMOS logic process

Posted: 21 Feb 2013  Print Version  Bookmark and Share Subscribe 

Keywords:55nm  Low-Power Enhanced  logic IP solutions  System-on-Chip 

[Summary of tips] Semiconductor foundry Globalfoundries has recently added enhancements to the foundry's 55nm Low-Power Enhanced (LPe) process technology platform, the 55nm LPe 1V, with qualified, next-generation memory and logic IP solutions from ARM."The key advantage of this 55nm LPe 1V offering is that the same design libraries can be used w......
Please login or register with us to view this article>>
 

Article Comments - Globalfoundries bolsters 55nm CMOS l...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist