EDA/IP 
Circuit simulator eases memory design verification
Keywords:memory design circuit simulator FastSPICE SPICE
[Summary of tips] Synopsys Inc. has released the 2012.12 version of its FineSim circuit simulator. According to the company, the solution introduces new algorithms for layout resistance and capacitance (RC) parasitic reduction and complex on-chip power network simulation, enabling up to twice simulation speed-up and capacity for post-layout simu......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Circuit simulator eases memory desig...
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
