Global Sources
EE Times-Asia
 Catch the latest in   Vital Signs     Tech Watch     In Asia 
EE Times-Asia > T&M
 
 
T&M  

Accelerate tester-based silicon debug (Part 2)

Posted: 15 Feb 2013  Print Version  Bookmark and Share Subscribe 

Keywords:verification for test stage  debugging  SoC 

[Summary of tips] Conducting test to ensure that a circuit is fully functional can cost as much as several millions of dollars. Hence, it is absolutely necessary at the verification for test stage (VFT) to do the maximum possible at that point—much before even the silicon is out—to ensure high probability of functionally alive silico......
Please login or register with us to view this article>>
1 • 2 • 3 Next Page Last Page
 

Article Comments - Accelerate tester-based silicon debu...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist