Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Manufacturing/Packaging

UCLA uses nanowires as self-aligning gates on graphene transistors

Posted: 23 Sep 2010     Print Version  Bookmark and Share

Keywords:graphene  transistor  fabrication process 

[Summary of tips] Researchers from the University of California, Los Angeles (UCLA) show that using nanowires as self-aligning gates overcomes the difficulties of fabricating graphene transistors.Graphene is a one-atom-thick layer of graphitic carbon that has the potential to make electronic devices faster and smaller. However, its properties ha......
Please login or register with us to view this article>>

Article Comments - UCLA uses nanowires as self-aligning...
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top