EDA/IP 
Upgraded design suite provides Verilog visualization
Keywords: design tool CPLD programmable products
[Summary of tips] Lattice Semiconductor Corp. has upgraded its ispLEVER Classic design tool suite. Version 1.4 includes Synopsys Synplify Pro with the HDL Analyst feature set, and an improved ispMACH 4000ZE CPLD fitter with improved power optimization.The Synplify Pro HDL Analyst lets the designer visualize high-level register transfer level (RT......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- LED IC support tool simplifies circuit design
- NEC targets U.S., European design houses with HLS tool
- IC design tool available for prototyping
- 18 W CFL design using UBA2024 app devt tool and app examples
- Online tool eases power supply design for Atmel, Freescale ARM chips
- Cadence maps out design tool development strategy
Article Comments - Upgraded design suite provides Veril...
Visitor0211
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
