Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

FPGAs support reduced-latency DRAM

Posted: 29 Jul 2010  Print Version  Bookmark and Share Subscribe

Keywords: FPGAs  DRAM  memory architecture 

[Summary of tips] Altera Corp.'s Stratix V family of FPGAs is optimized to support Micron Technology's next-generation reduced-latency DRAM (RLDRAM 3) memory, Altera said. The FPGAs feature a new memory architecture that provides networking equipment manufacturers with a memory interface solution capable of transferring voice, video and data acr......
Please login or register with us to view this article>>
 

Article Comments - FPGAs support reduced-latency DRAM
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top