EDA/IP 
Design flow optimizes partial reconfiguration FPGAs
Keywords: FPGA design software clock gating
[Summary of tips] The fourth generation of Xilinx Inc.'s partial reconfiguration design flow is available, the company announced. It also reported an improvement to its intelligent clock gating technology that delivers a 24 percent reduction in dynamic block-RAM (BRAM) power consumption in Virtex-6 FPGA designs.Designers can download the ISE Des......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Design flow optimizes partial reconf...
Visitor0211
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
