A high-level synthesis methodology for complex FPGA
Keywords: complex FPGA synthesis methodology implementation VLCD
[Summary of tips] This article describes the implementation of Virtual Line Crossing Detection (VLCD) on an Altera Stratix II FPGA and the methodology we used. Our primary challenge was to demonstrate a working video analytics algorithm on an FPGA within an extremely aggressive schedule of six weeks. On previous projects, we overcame similar cha......|
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |

All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!

















