Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

FPGA ref design ups flexibility for HD surveillance cams

Posted: 25 Jun 2010  Print Version  Bookmark and Share Subscribe

Keywords: FGPA  surveillance camera  DSP  reference design 

[Summary of tips] From Altera Corp. comes a high-definition (HD), surveillance Internet protocol (IP) camera reference design on a single FPGA. The reference design features Cyclone III or Cyclone IV FPGAs and intellectual property from Eyelytics and Apical.The design supports AltaSens' 1080p60 A3372E3-4T and Aptina's 720p60 MT9M033 HD wide dyna......
Please login or register with us to view this article>>
 

Article Comments - FPGA ref design ups flexibility for ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top