Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

What is formal verification?

Posted: 21 May 2010  Print Version  Bookmark and Share Subscribe

Keywords: formal verification  Moore's Law  formal verification 

[Summary of tips] Functional verification is a critical element in the development of today's complex digital designs. Hardware complexity growth continues to follow Moore's Law, but verification complexity is even more challenging. In fact, it theoretically rises exponentially with hardware complexity doubling exponentially with time. It is wid......
Please login or register with us to view this article>>
 

Article Comments - What is formal verification?
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top