Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Mentor, ST co-develop 32/20nm design solutions

Posted: 18 Mar 2010  Print Version  Bookmark and Share Subscribe

Keywords: design solution  32nm  design tool  analog 

[Summary of tips] Mentor Graphics Corp. and STMicroelectronics have entered a broad-scoped collaboration to develop advanced design solutions at the 32nm technology node and down to 20nm node.The three-year joint-development project, named DeCADE, seeks to build on advanced design solutions for SoC development for digital and analog design, incl......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
MicroUnity charges handset firms for...
IMEC, Altos join hands on design, pr...
Article Comments - Mentor, ST co-develop 32/20nm design...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top