IP core supports Serial RapidIO 2.1
Keywords: IP core RapidIO 2.1 interface DSP
[Summary of tips] Altera Corp. unleashes what it claims to be the first IP core to support the RapidIO 2.1 specification. The IP core supports up to four lanes at 5GBaud per lane, addressing the increased bandwidth and reliability needs of the wireless and military markets. It is optimized for Stratix IV FPGAs with embedded transceivers and is s......|
Registered already? Login to view complete content.
|

All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!

















