EDA/IP 
Asynchronous synthesis tool uses standard languages
Keywords: synthesis tool asynchronous logic SystemVerilog
[Summary of tips] Startup Tiempo AS will demonstrate what it touts as the first synthesis tool for asynchronous logic that operates from standard design languages at the Design Automation Conference on July 27 to 30 in San Francisco.The tool is called Asynchronous Circuit Compiler, or ACC, and it generates asynchronous and delay-insensitive circ......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Asynchronous synthesis tool uses sta...
Visitor0212
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
