Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

0.18µm RFCMOS design kit helps trim die size

Posted: 20 Apr 2009  Print Version  Bookmark and Share Subscribe

Keywords: RFCMOS  0.18µm PDK  design kit process 

[Summary of tips] China foundry Grace Semiconductor Manufacturing Corp. has released its advanced 0.18µm RFCMOS process design kit (PDK) through an exclusive collaboration with Sentinel IC Technologies.The Grace 0.18 micron RFCMOS PDK is an innovative design enablement platform that overcomes limitations common to the current industry stand......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
IP platform addresses submicron leak...
IMEC tools optimize multiprocessor S...
Article Comments - 0.18µm RFCMOS design kit helps ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top